Fetch, decode and execute cycle. Watch

2684719
Badges: 9
#1
Report Thread starter 2 years ago
#1
Can anyone explain the fetch, decode and execute cycle in simple terms using keywords such as the components and registers? Thanks
reply
UWS
  • Answer Heroes
Badges: 21
Rep:
?
#2
Report 2 years ago
#2
(Original post by CountYourBlessings14)
Can anyone explain the fetch, decode and execute cycle in simple terms using keywords such as the components and registers? Thanks
It's been a few years but I'll try to help from what I remember.

It essentially is the process cycle of a computer's central processing unit in retrieving instructions from programs during the computer's operation.

Fetch:
- Instructions pulled from memory and stored in main memory.
- Program Counter (a register) stores the address location of the instruction
- Program Counter and instructions are placed in the Instruction Register (IR)
- Program Counter is incremented by 1

Decode:
- Decoder interprets the opcode/function of the instruction within the IR
- Here the data from main memory are placed into registers (MDR and MAR)

Execute:
- CPU will execute the instructions that are placed inside the registers

Store:
- Store the result in memory (if required)

Rinse and repeat...

As a basic diagram (ALU refers to the arithmetic logic unit)


You can also use this site to help you
http://www.c-jump.com/CIS77/CPU/InstrCycle/lecture.html
4
reply
2684719
Badges: 9
#3
Report Thread starter 2 years ago
#3
(Original post by UWS)
It's been a few years but I'll try to help from what I remember.

It essentially is the process cycle of a computer's central processing unit in retrieving instructions from programs during the computer's operation.

Fetch:
- Instructions pulled from memory and stored in main memory.
- Program Counter (a register) stores the address location of the instruction
- Program Counter and instructions are placed in the Instruction Register (IR)
- Program Counter is incremented by 1

Decode:
- Decoder interprets the opcode/function of the instruction within the IR
- Here the data from main memory are placed into registers (MDR and MAR)

Execute:
- CPU will execute the instructions that are placed inside the registers

Store:
- Store the result in memory (if required)

Rinse and repeat...

As a basic diagram (ALU refers to the arithmetic logic unit)


You can also use this site to help you
http://www.c-jump.com/CIS77/CPU/InstrCycle/lecture.html
Thank you so much!
reply
StreakyGamerTG
Badges: 1
Rep:
?
#4
Report 1 year ago
#4
The Code Is
Fetch:
- Instructions pulled from memory and stored in main memory.
- Program Counter (a register) stores the address location of the instruction
- Program Counter and instructions are placed in the Instruction Register (IR)
- Program Counter is incremented by 1

Decode:
- Decoder interprets the opcode/function of the instruction within the IR
- Here the data from main memory are placed into registers (MDR and MAR)

Execute:
- CPU will execute the instructions that are placed inside the registers

Store:
- Store the result in memory (if required)
0
reply
Hunnie1
Badges: 1
Rep:
?
#5
Report 1 year ago
#5
thanks for your help!!
0
reply
X

Quick Reply

Attached files
Write a reply...
Reply
new posts
Latest
My Feed

See more of what you like on
The Student Room

You can personalise what you see on TSR. Tell us a little about yourself to get started.

Personalise

University open days

  • Edge Hill University
    Undergraduate and Postgraduate - Campus Tour Undergraduate
    Fri, 22 Mar '19
  • Birmingham City University
    Undergraduate Open Day Undergraduate
    Sat, 23 Mar '19
  • University of Bolton
    Undergraduate Open Day Undergraduate
    Sat, 23 Mar '19

Where do you need more help?

Which Uni should I go to? (89)
16.39%
How successful will I become if I take my planned subjects? (56)
10.31%
How happy will I be if I take this career? (97)
17.86%
How do I achieve my dream Uni placement? (82)
15.1%
What should I study to achieve my dream career? (54)
9.94%
How can I be the best version of myself? (165)
30.39%

Watched Threads

View All